Solved Latches, flip-flop synchronous and asynchronous mode: | Chegg.com
Verilog code for D flip-flop - All modeling styles
Verilog for Beginners: D Flip-Flop
VHDL code for D Flip Flop - FPGA4student.com
Verilog D-Flip-Flop not re-latching after asynchronous reset - Stack Overflow
verilog - D flip flop with asynchronous level triggered reset - Electrical Engineering Stack Exchange
testing - Synch / asynch d-type flip flop in vhdl - Stack Overflow
Verilog | D Flip-Flop - javatpoint
D flip flop with synchronous Reset | VERILOG code with test bench
Verilog code for D flip-flop - All modeling styles
Verilog | JK Flip Flop - javatpoint
Learning Verilog For FPGAs: Flip Flops | Hackaday
Flip-flops and Latches
D Flip-Flop Async Reset
Modeling Latches and Flip-flops
Verilog Sequential Ciruit - D Flip FLop
VHDL || Electronics Tutorial
asynchronous reset mechanism of D flip-flop in yosys
